



US-PAT-NO: 5943564

DOCUMENT-IDENTIFIER: US 5943564 A

TITLE: BICMOS process for forming double-poly MOS and bipolar transistors with substantially identical device architectures

----- KWIC -----

Optionally, rather than implanting the n+ and p+ materials through the layer of oxide 132, the n+ and p+ materials can be implanted through a temporary layer of screen oxide. With this option, a layer of screen oxide approximately 150 .ANG. thick is first formed over the layer of poly-1 130. Following this, the n+/p+ masking and implanting steps are performed as described above. Once the n+/p+ materials have been implanted, the layer of screen oxide is removed, followed by the deposition of the layer of oxide 132.

EAST Browser - L12: (80) 10 not 11 | US 5976956 A | Tag: S | Doc: 25/80 (SORTED) | Format : KWIC

File Edit View Tools Window Help

US-PAT-NO: 5976956


DOCUMENT-IDENTIFIER: US 5976956 A

TITLE: Method of controlling dopant concentrations using transient-enhanced diffusion prior to gate formation in a device

----- KWIC -----





Several techniques are alternatively performed to form shallow source/drain junctions for submicron CMOS devices. In one example, arsenic is implanted for N-channel devices and BF.sub.2.sup.+ is implanted for P-channel devices since both species have shallow ranges at typical implant energies of 30 keV to 50 keV implanted through a screen oxide to protect source-drain regions from implant contamination. The silicon substrate 102 is preamorphized by implanting silicon (Si) or germanium (Ge) to reduce channeling and produce shallow junctions. The implanted species is diffused past the layer of implant damage that is not annealed out to prevent junction leakage. Rapid thermal anneal techniques are used to perform the anneal and diffusion thermal cycles. Shallow p.sup.+ n junctions formed using diffusion is also used. The screen oxide is damaged and often contaminated following the source-drain implant and is therefore stripped following the source-drain implant. Another oxide layer is grown over the source-drain regions and on the sidewall of the etched


Details View Image HTML KWIC





U.S. Patent July 11, 1996 Sheet 1 of 9 5,432,107







U.S. Patent Jan. 20, 1987 Sheet 2 of 4 4,637,128

FIG. 4A




FIG. 4B




FIG. 4C






図 1 (4)







図 1 (4)
本発明の MOSFET 構造の断面図
図 1 (4)

本発明の MOSFET 構造の断面図

図 2



製造工程
図 3 (a)

製造工程
図 3 (b)